## SHENZHEN XINGYUHE CO.,LTD

## SPECIFICATIONS

## CUSTOMER

PRODUCT
LCD Module

## SAMPLE CODE : JGG12864B04

VER : $\underline{1.0}$

| Customer Approved | Confirmed | Designer |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |

## 深圳市兴宇合电子有限公司

## TABLE OF CONTENTS

1．GENERAL DESCRIPTION ..... 3
2．FEATURS ..... 3
3．MECHANICAL SPECIFICATION ..... 3
4．MECHANICAL DIMENSION ..... 4
5．PIN DESCRIOTIONS ..... 5
6．MAXIMUM RATINGS ..... 6
7．ELECTRICAL CHARACTERISTICS ..... 6
8．MODULE FUNCTION DESCRIPTION ..... 7
9．ELECTRO－OPTICAL CHARACTERISTICS ..... 14

## 深圳市兴宇合电子有限公司



## 1．GENERAL DESCRIPTION

The JGG12864B04 is a 128X64 DOTS MATRIX LCD module which is fabricated by low power COMS technology．It has an STN panel composed of 128 segments and 64 commons．The LCM can be easily accessed by microcontroller via parallel or serial interface．

## 2．FEATURES

| Display Model | TRANSMISSIVE and BLUE type |
| :---: | :---: |
|  | STN Mode LCD |
| Display Format | 128 X64 DOTS |
| Input Data | Parallel or serial data input from MPU |
| Multiplexing Ration | $1 / 65$ Duty, $1 / 9 B i a s$ |
| Viewing Direction | 6 O＇clock |
| DRIVER | ST7565P |

## 3．MECHANICAL SPECIFICATION

| Item | Specifications | Unit |
| :--- | :---: | :---: |
| Module Size $(\mathrm{W} * \mathrm{H} * \mathrm{~T})$ | $76.10 \mathrm{X}(50.60+25.00) \mathrm{X} 2.05 \mathrm{MAX}$ | mm |
| Viewing Area $(\mathrm{W} * \mathrm{H})$ | $70.70 \times 38.80$ | mm |
| Dot Pitch $(\mathrm{W} * \mathrm{H})$ | $0.52 \times 0.52$ | mm |
| Dot Size $(\mathrm{W} * \mathrm{H})$ | $0.48 \times 0.48$ | mm |
| Active Area $(\mathrm{W} * \mathrm{H})$ | $66.52 \times 33.24$ | mm |
| Number of Dots | 128 X 64 | --- |

## 深圳市兴宇合电子有限公司



## 4．MECHANICAL DIMENSION



## 深圳市兴宇合电子有限公司



## 5．PIN DESCRIPTIONS

| PIN | symbol | voltage | FUCTION |
| :---: | :---: | :---: | :---: |
| 1 | NC | －－ | －－ |
| 2 | ／CS1 | 1 | This is the chip select signal．When／CS1＝＂L＂，then the chip select becomes active，and data／command I／O is enabled． |
| 3 | ／RES | 1 | When／RES is set to＂L，＂the settings are initialized． The reset operation is performed by the／RES signal level． |
| 4 | A0 | 1 | This is connect to the least significant bit of the normal MPU address bus， and it determines whether the data bits are data or a command． $\mathrm{AO}=$＂ H ＂：Indicates that D0 to D7 are display data． $\mathrm{A} 0=$＂ L ＂：Indicates that D0 to D7 are control data． |
| 5 | W／R（R／W） | 1 | －When connected to an 8080 MPU ，this is active LOW． <br> （R／W）This terminal connects to the 8080 MPU／WR signal．The signals on the data bus are latched at the rising edge of the／WR signal． <br> －When connected to a 6800 Series MPU： <br> This is the read／write control signal input terminal． <br> When RM＝＂ H ＂：Read． <br> When R $N=$＂ L ＂：Write． |
| 6 | ／RD（E） | 1 | －When connected to an 8080 MPU ，this is active LOW． <br> （E）This pin is connected to the／RD signal of the 8080 MPU，and the ST7565P series data bus is in an output status when this signal is＂ L ＂． <br> －When connected to a 6800 Series MPU，this is active HIGH． This is the 6800 Series MPU enable clock input terminal． |
| 7 | D0 | I／O | This is an 8 －bit bi－directional data bus that connects to an 8 －bit or 16 －bit standard MPU data bus． <br> When the serial interface is selected（ $\mathrm{P} / \mathrm{S}=$＂ L ＂）： <br> D7 ：serial data input（SI）；D6 ：the serial clock input（SCL）． <br> D0 to D5 are set to high impedance． <br> When the chip select is not active，D0 to D7 are set to high impedance． |
| 8 | D1 |  |  |
| 9 | D2 |  |  |
| 10 | D3 |  |  |
| 11 | D4 |  |  |
| 12 | D5 |  |  |
| 13 | D6 |  |  |
| 14 | D7 |  |  |
| 15 | VDD | Power Supply | Power supply |
| 16 | VSS | Power Supply | Ground |
| 17 | VOUT | 0 | DC／DC voltage converter．Connect a capacitor between this terminal and VSS or VDD |
| 18 | C3－ | 0 | DC／DC voltage converter．Connect a capacitor between this terminal and the CAP1N terminal． |
| 19 | C1＋ |  |  |
| 20 | C1－ |  |  |
| 21 | C2－ |  |  |
| 22 | C2＋ |  |  |
| 23 | V1 | Power | power supply liquid crystal drive |

## 深圳市兴宇合电子有限公司

| 24 | V2 | Supply |  |
| :---: | :---: | :---: | :---: |
| 25 | V3 |  |  |
| 26 | V4 |  |  |
| 27 | V5 |  |  |
| 28 | C86 | 1 | This is the MPU interface switch terminal． C86＝＂ H ＂： 6800 Series MPU interface． C86＝＂L＂： 8080 MPU interface． |
| 29 | P／S | 1 | This pin configures the interface to be parallel mode or serial mode． |
| 30 | NC | －－ | －－ |

## 6．MAXIMUM RATINGS

| Item | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD | -0.3 | 5.0 | V |
|  | Vout | -0.3 | 18.0 | V |
| Input Voltage | Vin | VSS－ 0.3 | VDD +0.3 | V |
| Operating temperature | Topr | -20 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstr | -30 | 80 | ${ }^{\circ} \mathrm{C}$ |

## 7．ELECTRICAL CHARACTERISTICS．

| Item |  | Symbol | Condition | Min | Typ． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  | Logic | VDD－GND | － | 3.0 | － | V |
| Input voltage | H level | VDD | － | 0.8 V DD | － | VdD | V |
|  | L level | $\mathrm{V}_{\text {IH }}$ |  | Vss | － | 0.2 VDD |  |
| LCD Driving Voltage |  | VLCD |  | － | 10.3 | － | V |

Note1．The value is measure at following condition；follow same condition to test sample and mass product．

## 深圳市兴宇合电子有限公司


（a） $\mathrm{VDD}=3.0 \mathrm{~V}$
（b）1／65Duty ，1／9Bias

## 8．MODULE FUNCTION DESCRIPTION

## 1．Timing Characteristics

System Bus Read／Write Characteristics 1 （For the 8080 Series MPU）


Figure 37

| Item | Signal | Symbol | Condition | $\left(\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Rating |  | Units |
|  |  |  |  | Min． | Max． |  |
| Address hold time | AO | tAH8 |  | 0 | － | Ns |
| Address setup time |  | taw |  | 0 | － |  |
| System cycle time |  | toycs |  | 240 | － |  |
| Enable L pulse width（WRITE） | WR | tCCLW |  | 80 | － |  |
| Enable H pulse width（WRITE） |  | tcchw |  | 80 | － |  |
| Enable L pulse width（READ） | RD | tCCLR |  | 140 | － |  |
| Enable H pulse width（READ） |  | tcCHR |  | 80 |  |  |
| WRITE Data setup time | D0 to D7 | tos8 |  | 40 | － |  |
| WRITE Address hold time |  | tDH8 |  | 0 | － |  |
| READ access time |  | tacc8 | $C L=100 \mathrm{pF}$ | － | 70 |  |
| READ Output disable time |  | toh8 | $C \mathrm{~L}=100 \mathrm{pF}$ | 5 | 50 |  |

## 深圳市兴宇合电子有限公司


$\left(\mathrm{VDD}=2.7 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item |  | Symbol | Condition | D $=2$ | $\mathrm{Ta}=$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Signal |  |  | Rating |  | Units |
|  |  |  |  | Min． | Max． |  |
| Address hold time | AO | tah8 |  | 0 | － | ns |
| Address setup time |  | taws |  | 0 | － |  |
| System cycle time |  | tcycs |  | 400 | － |  |
| Enable L pulse width（WRITE） | WR | tcclw |  | 220 | － |  |
| Enable H pulse width（WRITE） |  | tcchw |  | 180 | － |  |
| Enable L pulse width（READ） | RD | tCCLR |  | 220 | － |  |
| Enable H pulse width（READ） |  | tcchr |  | 180 | － |  |
| WRITE Data setup time | D0 to D7 | tDs8 |  | 40 | － |  |
| WRITE Address hold time |  | tDH8 |  | 0 | － |  |
| READ access time |  | tacc8 | $C \mathrm{~L}=100 \mathrm{pF}$ | － | 140 |  |
| READ Output disable time |  | tOH8 | $C \mathrm{~L}=100 \mathrm{pF}$ | 10 | 100 |  |


| Item | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min． | Max． |  |
| Address hold time | AO | tAH8 |  | 0 | － | ns |
| Address setup time |  | taws |  | 0 | － |  |
| System cycle time |  | tcycs |  | 640 | － |  |
| Enable L pulse width（WRITE） | WR | tcclw |  | 360 | － |  |
| Enable H pulse width（WRITE） |  | tcchw |  | 280 | － |  |
| Enable L pulse width（READ） | RD | tCCLR |  | 360 | － |  |
| Enable H pulse width（READ） |  | tcCHR |  | 280 |  |  |
| WRITE Data setup time | D0 to D7 | toss |  | 80 | － |  |
| WRITE Address hold time |  | tDH8 |  | 0 | － |  |
| READ access time |  | tacc8 | $C \mathrm{~L}=100 \mathrm{pF}$ | － | 240 |  |
| READ Output disable time |  | tOH8 | $\mathrm{CL}=100 \mathrm{pF}$ | 10 | 200 |  |

＊1 The input signal rise time and fall time（ tr ， tf ）is specified at 15 ns or less．When the system cycle time is extremely fas $\left(\mathrm{t}_{\mathrm{r}}+\mathrm{tf}\right) \leqq(\mathrm{tCYC8}-\mathrm{tCCLW}-\mathrm{tCCHW})$ for $\left(\mathrm{tr}+\mathrm{tf}_{\mathrm{f}}\right) \leqq(\mathrm{tCYC8}-\mathrm{tCCLR}-\mathbf{t C C H R})$ are specified．
＊2 All timing is specified using $20 \%$ and $80 \%$ of VDD as the reference．
＊ 3 tcCLW and tCCLR are specified as the overlap between／CS1 being＂$L$＂（CS2 $=$＂$H$＂）and $/ W R$ and $/ R D$ being at the＂$L$＂leve

## 深圳市兴宇合电子有限公司



System Bus Read／Write Characteristics 2 （For the 6800 Series MPU）
Figure 38
Table 27

| Item |  |  | Condition | $\mathrm{DD}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ ） |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Signal | Symbol |  | Rating |  | Units |
|  |  |  |  | Min． | Max． |  |
| Address hold time | AO | tAH6 |  | 0 | － |  |
| Address setup time |  | taw6 |  | 0 | － |  |
| System cycle time |  | tcyce |  | 240 | － |  |
| Enable L pulse width（WRITE） | WR | tewLw |  | 80 | － |  |
| Enable H pulse width（WRITE） |  | tEWHW |  | 80 | － |  |
| Enable L pulse width（READ） | RD | tewLR |  | 80 | － | ns |
| Enable H pulse width（READ） |  | tewhr |  | 140 |  |  |
| WRITE Data setup time | D0 to D7 | tDS6 |  | 40 | － |  |
| WRITE Address hold time |  | tDH6 |  | 0 | － |  |
| READ access time |  | tACC6 | $C L=100 \mathrm{pF}$ | － | 70 |  |
| READ Output disable time |  | tOH6 | $C L=100 \mathrm{pF}$ | 5 | 50 |  |

## 深圳市兴宇合电子有限公司


$\left(\mathrm{VDD}=2.7 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min． | Max． |  |
| Address hold time | A0 | tAH6 |  | 0 | － | ns |
| Address setup time |  | taw6 |  | 0 | － |  |
| System cycle time |  | toyc6 |  | 400 | － |  |
| Enable L pulse width（WRITE） | WR | tewLw |  | 220 | － |  |
| Enable H pulse width（WRITE） |  | tewhw |  | 180 | － |  |
| Enable L pulse width（READ） | RD | tEWLR |  | 220 | － |  |
| Enable H pulse width（READ） |  | tewhr |  | 180 | － |  |
| WRITE Data setup time | D0 to D7 | tDS6 |  | 40 | － |  |
| WRITE Address hold time |  | tDh6 |  | 0 | － |  |
| READ access time |  | tacce | $\mathrm{CL}=100 \mathrm{pF}$ | － | 140 |  |
| READ Output disable time |  | toh6 | $C L=100 \mathrm{pF}$ | 10 | 100 |  |

Table 29

| Item | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min． | Max． |  |
| Address hold time | A0 | tah6 |  | 0 | － |  |
| Address setup time |  | taw6 |  | 0 | － |  |
| System cycle time |  | tcycb |  | 640 | － |  |
| Enable L pulse width（WRITE） | WR | tewLw |  | 360 | － |  |
| Enable H pulse width（WRITE） |  | tewhw |  | 280 | － |  |
| Enable L pulse width（READ） | RD | tEWLR |  | 360 | － | ns |
| Enable H pulse width（READ） |  | tewhr |  | 280 | － |  |
| WRITE Data setup time | D0 to D7 | tos6 |  | 80 | － |  |
| WRITE Address hold time |  | tDH6 |  | 0 | － |  |
| READ access time |  | tacce | $C L=100 \mathrm{pF}$ | － | 240 |  |
| READ Output disable time |  | toh6 | $C L=100 \mathrm{pF}$ | 10 | 200 |  |

[^0]
## 深圳市兴宇合电子有限公司



## The Serial Interface



Figure 39
Table 30

| Item |  | Symbol | Condition | （ $\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ ） |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Signal |  |  | Rating |  | Units |
|  |  |  |  | Min． | Max． |  |
| Serial Clock Period | SCL | Tscye |  | 100 | － | ns |
| SCL＂H＂pulse width |  | Tshw |  | 50 | － |  |
| SCL＂L＂pulse width |  | TSLW |  | 50 | － |  |
| Address setup time | A0 | TSAS |  | 20 | － |  |
| Address hold time |  | Tsah |  | 10 | － |  |
| Data setup time | SI | Tsds |  | 20 | － |  |
| Data hold time |  | TsDH |  | 10 | － |  |
| CS－SCL time | CS | Tess |  | 20 | － |  |
| CS－SCL time |  | T csh |  | 40 | － |  |

Table 31

| Iterm | Signal | Symbol | Condition | $\left(\mathrm{VDO}=2.7 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Rating |  | Units |
|  |  |  |  | Min． | Max． |  |
| Serial Clock Period | SCL | Tscye |  | 120 | － | ns |
| SCL＂H＂pulse width |  | TsHw |  | 60 | － |  |
| SCL＂L＂pulse width |  | Tslw |  | 60 | － |  |
| Address setup time | A0 | TSAS |  | 30 | － |  |
| Address hold time |  | TSAH |  | 20 | － |  |
| Data setup time | SI | Tsos |  | 30 | － |  |
| Data hold time |  | TsDH |  | 20 | － |  |
| CS－SCL time | CS | Tcss |  | 30 | － |  |
| CS－SCL time |  | TCSH |  | 60 | － |  |

## 2．APPLICATION OF LCM

## 深圳市兴宇合电子有限公司






## 3．COMMAND TABLE

## 深圳市兴宇合电子有限公司

| Command | Command Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | ／RD | WR | D7 | D6 |  | D4 |  | D2 | D1 |  |  |
| （1）Display ON／OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | LCD display ON／OFF 0：OFF，1：ON |
| （2）Display start line set | 0 | 1 | 0 | 0 | 1 |  | Display start address |  |  |  |  | Sets the display RAM display start line address |
| （3）Page address set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Page address |  |  |  | Sets the display RAM page address |
| （4）Column address set upper bit Column address set lower bit | 0 | 1 | 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | Most significant column address Least significant column address |  |  |  | Sets the most significant 4 bits of the display RAM column address． <br> Sets the least significant 4 bits of the display RAM column address． |
| （5）Status read | 0 | 0 | 1 | Status |  |  |  | 0 | 0 | 0 |  | Reads the status data |
| （6）Display data write | 1 | 1 | 0 | Write data |  |  |  |  |  |  |  | Writes to the display RAM |
| （7）Display data read | 1 | 0 | 1 | Read data |  |  |  |  |  |  |  | Reads from the display RAM |
| （8）ADC select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  | Sets the display RAM address SEG output correspondence <br> D：normal，1：reverse |
| （9）Display normal／ reverse | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Sets the LCD display normal／reverse 0：normal，1：reverse |
| （10）Display all points ON／OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |  | Display all points <br> 0：normal display <br> 1：all points ON |
| （11）LCD bias set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  | Sets the LCD drive voltage bias ratio 0： $1 / 9$ bias，1： $1 / 7$ bias（ST7565R） |
| （12）Read－modify－write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Column address increment <br> At write：－1 <br> At read： 0 |
| （13）End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Clear read／modify／write |
| （14）Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal reset |
| （15）Common output mode select | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ＊ | ＊ | ＊ | Select COM output scan direction 0：normal direction <br> 1：reverse direction |
| （16）Power control set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |  | $\begin{aligned} & \text { perat } \\ & \text { mode } \end{aligned}$ |  | Select internal power supply operating mode |
| （17）Vo voltage <br> regulator internal <br> resistor ratio set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Res | istor | ratio | Select internal resistor ratio（Rb／Ra）mode |
| ```(18) Electronic volume mode set Electronic volume register set``` | 0 | 1 | 0 |  | 0 |  |  |  |  |  |  | Set the $\mathrm{V}_{0}$ output voltage electronic volume register |
| （19）Static indicator ON／OFF Static indicator register set | 0 | 1 | 0 |  |  |  |  |  | 0 |  | $\begin{gathered} 0 \\ 1 \\ \text { Mode } \end{gathered}$ | 0：OFF，1：ON <br> Set the flashing mode |
| （20）Booster ratio set | 0 | 1 | 0 | $1$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $1$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  | 0 |  | $\begin{array}{r} 0 \\ \text { ap-up } \\ \hline \end{array}$ | $\begin{aligned} & \text { select booster ratio } \\ & \text { 00: } 2 x, 3 \mathrm{x}, 4 \mathrm{x} \\ & 01: 5 x \\ & 11: 6 x \\ & \hline \end{aligned}$ |
| （21）Power save | 0 | 1 | 0 |  |  |  |  |  |  |  |  | Display OFF and display all points ON compound command |
| （22）NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Command for non－operation |
| （23）Test | 0 | 1 | 0 | 1 | 1 | 1 | 1 | ＊ | ＊ | ＊ | ＊ | Command for IC test．Do not use this command |

## 深圳市兴宇合电子有限公司



## 9．Electro－Optical Characteristics

（1）．STN Type

| Item | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Contrast | K | $\theta=0^{\circ} \quad \Phi=0^{\circ}$ | $5: 1$ | - | - | deg． |
| Viewing <br> Angle | $\theta$ | $\mathrm{K}=5 \quad \Phi=0^{\circ}$ | $\theta_{2}-\theta_{1}=30$ | - | - | deg． |
|  | $\mathrm{K}=5 \quad \theta=10^{\circ}$ | $\Phi= \pm 30$ | - | - | deg． |  |
| Response <br> time | $\mathrm{T}_{\text {on }}$ | $25^{\circ} \mathrm{C}$ | - | - | 250 | ms |
|  | $\mathrm{~T}_{\text {off }}$ | $25^{\circ} \mathrm{C}$ | - | - | 250 | ms |

（2）．Definition of Optical Response Time


## 深圳市兴宁合电于有限公司


（3）．Definition of Driving Voltage（Vlcd）
Vlcd $=\left(\mathrm{V}_{10, \mathrm{ON}}+\mathrm{V} 90, \mathrm{OFF}\right) / 2$

（4）．Definition of Viewing Angle $\theta$ and $\Phi$



[^0]:    ＊1 The input signal rise time and fall time（tr，tf）is specified at 15 ns or less．When the system cycle time is extremely fast， $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tCYC6}-\mathrm{tEWLW}-\mathrm{tEWHW})$ for $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tCYC6}-\mathrm{tEWLR}-\mathrm{tEWHR})$ are specified．
    ＊2 All timing is specified using $20 \%$ and $80 \%$ of $V D D$ as the reference．
    ＊ 3 tEwLw and tewLR are specified as the overlap between $\overline{\mathrm{CS}} 1$ being＂ L ＂$(\mathrm{CS} 2=$＂ H ＂）and E ．

